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A semiempirical model describing the influence of interface states on characteristics of gate
capacitance and drain resistance versus gate voltage of top gated graphene field effect transistors is
presented. By fitting our model to measurements of capacitance–voltage characteristics and relating
the applied gate voltage to the Fermi level position, the interface state density is found. Knowing the
interface state density allows us to fit our model to measured drain resistance–gate voltage
characteristics. The extracted values of mobility and residual charge carrier concentration are
compared with corresponding results from a commonly accepted model which neglects the effect of
interface states. The authors show that mobility and residual charge carrier concentration differ
significantly, if interface states are neglected. Furthermore, our approach allows us to investigate in
detail how uncertainties in material parameters like the Fermi velocity and contact resistance
influence the extracted values of interface state density, mobility, and residual charge carrier
concentration. VC 2017 Author(s). All article content, except where otherwise noted, is licensed
under a Creative Commons Attribution (CC BY) license (http://creativecommons.org/licenses/by/
4.0/). [http://dx.doi.org/10.1116/1.4973904]
I. INTRODUCTION
The inherent high charge carrier velocity in graphene estab-
lishes its potential use in high frequency electronics. The
intrinsic mobility limit in graphene at room temperature is pre-
dicted to be 2  105 cm2/V s and conformed in suspended gra-
phene.1,2 During fabrication of top gated graphene field effect
transistors (G-FET) the mobility is degraded. The application
of a top gate dielectric affects the mobility significantly, due to
extrinsic scattering mechanisms. When graphene needs to be
transferred (in the form of exfoliated flakes or as a sheet grown
by chemical vapor deposition on copper) onto a substrate prior
to the fabrication of the top gate, the mobility might be
reduced even more. The highest reported room-temperature
mobility values in top-gated G-FET, utilizing different dielec-
tric materials, including Al2O3, Y2O3, HfO2, BN, SiC, SiO2
and polymers, are still below 2.4  104 cm2/V s.3–7
In literature, the carrier mobility of graphene has been
extracted by different methods, some of which require addi-
tional structures in the form of Hall bars and van der Pauw
structures.5,7–9 The disadvantage of these methods is, that
the conditions under which the mobility is obtained are not
the same as for a transistor structure. Alternatively, a com-
monly accepted experimental method for finding mobility
values by direct measurements on G-FETs is to fit a simpli-
fied expression for the drain resistance to drain resistance–-
gate voltage characteristics10–14
R ¼ Rc þ ðL=WÞðqlÞ1ððn020 þ ðCðVg  VDiracÞ=qÞ2 Þ1=2:
(1)
The residual charge carrier concentration, n00, the contact
resistance, Rc, and mobility, l, are fitting variables. L and W,
are the gate length and width, q is the elementary charge, C
is the gate capacitance per unit area, Vg is the applied gate
voltage, and VDirac is the applied gate voltage needed to posi-
tion the Fermi-level of the graphene at the Dirac-point. The
gate capacitance can be approximated as C  Cox, when
Cox  Cq, where Cox is the oxide capacitance and Cq is the
quantum capacitance.
However, a hysteresis effect is often observed in capaci-
tance and drain resistance characteristics for a dual sweep of
the gate voltage. This indicates that charge carriers are cap-
tured in oxide traps within tunneling distance from the gra-
phene/oxide interface. Hence, in contrast to the common
view, the last term in Eq. (1) not only corresponds to concen-
tration of carriers, nG, in the graphene channel, but incorpo-
rates also carriers captured into oxide traps, nint, such that
CoxðVg  VDiracÞ=q ¼ nG þ nint: (2)
Only nG contributes to the conductivity of the graphene
sheet. Ignoring the contribution of nint will lead to an overes-
timation of nG. Therefore, the mobility, l, will be signifi-
cantly underestimated, since the conductivity, r, is given by
r ¼ qlnG. This expression is valid when the effect of charge
accumulation near the edges can be neglected. In this work,
we can neglect the edge effect since we consider transistors
with 30 lm wide gates.15 The amount of charge carriers,
which is captured into oxide traps, depend on the nature of
the traps and the applied gate voltage. The dynamics of
injection and ejection of charge carriers, nint, leads to an
interface capacitance, Cint. In the capacitance model of G-
FETs the contribution of the interface capacitance, Cint, is
often neglected in the expression for the total capacitance,
Ct.
10,16
In the present study, we propose a semiempirical model
for the dependency of oxide charges and charge carriers ina)Electronic mail: marbonm@chalmers.se
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graphene on the applied gate voltage, including interface
states. The model allows us to investigate their effect on
resistance and capacitance characteristics and the
extracted mobility values. Our approach has the advantage
that we can examine limits set by uncertainties of material
parameters such as Fermi velocity, capture and emission
rates of charge carriers, and mobilities for electrons and
holes.
II. EXPERIMENT
Measurements were performed on double-finger-gate G-
FETs fabricated with gate lengths, L¼ (0.3, 0.6, 1) lm and
gate width, W¼ 2 30lm. Throughout this work we consider
L¼ 0.6lm. The ungated access length is 100 nm. Graphene
was grown on a copper foil in a cold-wall low-pressure CVD
system (Black Magic, AIXTRON Nanoinstruments, Ltd.) and
transferred by a PMMA and frame assisted transfer method
onto LiNbO3 substrate. The LiNbO3 substrate is a z-cut single
crystal with spontaneous polarization pointing into the surface
and the in-plane and out-of-plane dielectric constants of 85
and 25, respectively. After transfer of graphene, the GFET was
formed in four steps by e-beam lithography. First, the source
and drain were fabricated as stacks of 1 nm Ti/15 nm Pd/
100 nm Au using e-beam evaporation followed by lift-off.
Next, a seed layer for the gate oxide was applied by two steps
of thermal oxidation of 1 nm thick Al films deposited by e-
beam. Thereafter, the graphene mesa was formed, etching Al
and graphene outside the mesa by HCl and O2 plasma. Then,
the gate was prepared by applying Al2O3 as gate dielectric and
the gate metal 10 nm Ti/300 nm Au stack. Al2O3 was depos-
ited by atomic layer deposition in thermal mode at 300 C on
top of the seed layer. The total thickness of the gate oxide was
17.5 nm with an estimated dielectric constant of 7.5. No
annealing was performed. In the last step, the source and drain
pads for contacting were prepared by evaporation of 10 nm Ti/
305 nm Au and lift off. Transfer characteristics and capacitan-
ce–voltage (C-V) characteristics were measured using a
Keithley 4200 semiconductor characterization system and an
Agilent B1500A semiconductor device analyzer at 1MHz,
respectively. The drain resistance was calculated as the ratio
between drain voltage and drain current at the drain voltage
equal to0.1 V.
III. MODELING
A. Charge carriers and charges in intrinsic graphene
We built up our model starting from the Fermi distribu-
tion and the density of states (DOS) of graphene. The proba-
bility of a charge carrier to occupy an energy state at energy
E is given by the Fermi distribution
f E;EFð Þ ¼ 1þ exp E  EF
kBT
  1
; (3)
where, kB is the Boltzmann constant and T¼ 300K and, EF
is the Fermi level. Figure 1(a) shows the occupation proba-
bility for electrons given by Eq. (3) and for holes given by
(1-f). We define the Dirac point to be at E¼ 0 eV and the
Fermi level, EF, as the energy where the occupation proba-
bility is 0.5. It is important to realize that for temperatures
T> 0K the occupation probability for electrons at energies
E> 0 eV and holes at E< 0 eV is not zero. This is the origin
of thermally generated charge carriers, nth. The density of
states describes the number of states per m2 and eV. For pris-
tine graphene, it is derived as17
g Eð Þ ¼ 2q
2
p2v2F
jEj; (4)
where, q is the elementary charge,  is the reduced Planck’s
constant and, vF is the Fermi velocity. It has a linear depen-
dence on the energy and the slope is determined by the
Fermi velocity, vF. There are various values of Fermi veloc-
ity reported in literature ranging from 0.8  106 m/s to 3 
106 m/s depending on the substrate.10,18–21
The smallest values of vF are associated with substrates
with high permittivity. Figure 1(b) shows the DOS for vari-
ous values of the Fermi velocity. Since the DOS depends on
the Fermi velocity as a v2F , the slope of DOS becomes
FIG. 1. (a) Fermi distribution of electrons, f, and holes, (1-f). (b) Density of states vs energy for Fermi velocities of vF¼ 0.6 (solid line), 0.8 (dashed line) and
1.0  106 m/s (dotted line).
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steeper with decreasing Fermi velocity. This strongly affects
the concentration of electrons, ne, and holes, nh, since these
quantities are obtained as
neðEFÞ ¼
ð1
0
gðEÞf ðE;EFÞdE ; (5)
and
nhðEFÞ ¼
ð0
1
gðEÞð1 f ðE;EFÞÞdE; (6)
respectively. In intrinsic graphene the charge, QG, is calcu-
lated by the difference of electron and hole concentrations
QG EFð Þ ¼ qnh EFð Þ  qne EFð Þ ¼ qsign EFð Þ 4pq
2 EFð Þ2
hvFð Þ2
:
(7)
The total charge carrier concentration is calculated by the
sum of electron and hole concentrations
nGðEFÞ ¼ neðEFÞ þ nhðEFÞ : (8)
Figure 2 demonstrates the dependency on the Fermi level
position for carrier densities of electrons, ½gðEÞf ðE;EFÞ and
holes [gðEÞð1 f ðE;EFÞÞ , the charge in graphene, QG, and
the charge carrier concentration, nG. The area under the
curves in Fig. 2(a) is equal to the concentration of the respec-
tive charge carrier type. Moving the Fermi level toward
higher energies increases the electron density and, simulta-
neously, the hole density decreases significantly [Figs. 2(b)
and 2(c)]. This results in a negative net charge in graphene,
QG [Fig. 2(d)] and the charge carrier concentration, nG, is
dominated by the electron concentration [Fig. 2(e)]. At EF ¼
0 eV the concentration of holes and electrons is equal, lead-
ing to a charge carrier concentration, nG, while the net
FIG. 2. (a)–(c) Carrier densities for holes (thick line) and electrons (slim line) for different position of the Fermi level (black dashed line). (d) Net charge, QG, and
(e) total charge carrier concentration, nG, vs Fermi level position for Fermi velocities of vF¼ 0.6 (solid line), 0.8 (dashed line) and 1.0 106 m/s (dotted line).
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charge, QG, is zero. Moving the Fermi level from positive to
negative energies will result in change of the sign of the net
charge from negative to positive, since the dominating
charge carrier type changes. The charge carrier concentra-
tion, nG, depends strongly on the Fermi velocity since it
enters Eq. (4) as v2F . It is worth noting that an increase of
dvF by about 20% decreases the concentration of charge car-
riers by 50%.
B. Interface charge and capacitances
The total capacitance is given by the oxide capacitance,
Cox, in series with quantum capacitance, Cq, and interface
capacitance, Cint, connected in parallel. The equivalent cir-
cuit for the total capacitance is shown in the inset of Fig.
3(c) and calculated as
Ct ¼ Cox Cint þ Cqð Þ
Cox þ Cint þ Cq ; (9)
where
Cox ¼ ke0 A
tox
; (10)
and17
Cq ¼ A 8pkBTq
2
hvFð Þ2
ln 2þ 2Cosh EF
kBT
  
: (11)
The quantum capacitance, Cq, is defined as the derivative
of the total net charge in graphene with respect to the applied
electrostatic potential. Its dependence on Fermi level posi-
tion is shown together with the oxide capacitance, Cox, in
Fig. 3(a). While Cox is constant, Cq increases symmetrically
around EF¼ 0 eV. Furthermore, it can be seen in Figs. 3(a)
and 3(c) that small variations of the Fermi velocity will
strongly affect the value of Cq and thus also the total capaci-
tance, Ct, since the Fermi velocity enters Eq. (11) as v
2
F . Cq
and Ct are parallel shifted to smaller capacitance values with
an increase of the Fermi velocity. The interface capacitance
is calculated as
Cint ¼ A
ð1
1
vintdE: (12)
vint is the capacitance density per energy and area unit as
derived in22
vint ¼
q2
kBT
Nid þ Nia
2
2e2n
4e2n þ x2
f 1 fð Þ; (13)
where, x ¼ 1MHz, is the measurement frequency and, en,
the tunneling emission and capture rates of charge carriers
that we set to 50MHz. Nid; and, Nia; denote donorlike and
acceptorlike interface state densities, respectively, situated
close to the graphene/oxide interface, thus contributing to
the interface capacitance.
Cint versus Fermi level position and Ct versus the applied
gate voltage is shown in Figs. 3(b) and 3(d) for different
interface state densities Nint ¼ Nid ¼ Nia. It can be seen in
Fig. 3(b) that constant interface state distribution results in
constant interface capacitance and the higher the interface
state density the bigger the interface capacitance. The graphs
of Ct versus gate voltage become wider for higher interface
state densities, e.g., higher interface capacitance [Fig. 3(d)].
The widening of the curves is caused by the increase in the
net negative interface charge by shifting the Fermi level to
higher energy, i.e., increasing Vg. This will gradually move
the capacitance graph toward higher values on the Vg axis. A
corresponding gradual negative voltage shift takes place
when the Fermi-level moves in the negative energy direc-
tion. Figure 4(a) shows how the net interface charge, Qint,
depends on the Fermi level position and the interface state
density, Nint. Acceptorlike states are negatively charged
below the Fermi level and neutral above. Donorslike states
are neutral below the Fermi level and positive above. If the
density of the donorlike states is higher than the density of
acceptorlike states, there will be a net charge at the interface
for EF¼ 0 eV. The interface charge, Qint, the bulk oxide
charge, Qox, and the charge, QG, in the graphene layer influ-
ence the relation between applied gate voltage and the
Fermi-level position according to23
Vg EFð Þ ¼ Ums  Qox þ QG EFð Þ þ Qint EFð Þ
Cox
þ EF
q
; (14)
where, Qox is constant or varies slowly and gives rise to hys-
teresis when ramping Vg. Generally, there is a work function
difference, Ums, between the gate metal and the graphene.
This would give rise to a parallel shift of the minimum of the
C-V curves along the voltage axis. However, the value of
Ums is hard to predict, especially since the work function of
graphene has been suggested to be tuned by the electric
field.24 Furthermore, for the present samples, the Dirac point
is close to Vg 0V [Figs. 5(a) and 5(b)]. Therefore, in our
model, we assume that the work function difference between
the gate metal and graphene can be neglected in Eq. (14).
The relation between the applied gate voltage and Fermi
level position according to Eq. (14) for different interface
state densities, Nint, is shown in Fig. 4(b). The gate effect is
strongly reduced for higher Nint. That means, a higher gate
voltage needs to be applied to the gate to obtain the same rel-
ative shift of the Fermi level to the Dirac point. The black
dashed line in Fig. 4(b) indicates the relation between
applied gate voltage and Fermi level if no interface states
were apparent. For Nint < 0:02 1018 m2 eV1 and EF<6
0.2 eV the influence of the interface charge in Eq. (14) can
be nearly neglected.
C. Drain resistance versus gate voltage
We used EF as the independent parameter in all our cal-
culations, which means that the influence of interface
charges, charge carrier concentrations, capacitances, and
gate voltage are calculated as a function of the Fermi level
position. All charge is automatically taken into account by
using Eq. (14). A change in the position of EF will change
interface charge, Qit, and entail a change in QG; and finally
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FIG. 3. (a) Quantum capacitance, Cq, and (b) interface capacitance, Cint, as function of Fermi level position, EF. (c) and (d) Total capacitance, Ct, as function
of gate voltage, Vg. In (a) and (c) vF is varied as vF¼ 0.6 (solid line), 0.8 (dashed line) and 1.0  106 m/s (dotted line), while in (c)
Nint¼ 0:28 1018 m2eV1. The inset shows the equivalent circuit of the total capacitance, Ct. In (b) and (d) Nint is varied as Nint ¼ 0.02 (solid line), 0.17
(dashed line) and 0.28 1018 m2eV1 (dotted line), while in (d) vF¼ 0:6 106 m/s.
FIG. 4. (a) Interface charge, Qint, and (b) applied gate voltage, Vg, vs Fermi level, EF, for Nint ¼ 0.02 (solid line), 0.17 (dashed line) and 0.28 1018 m2eV1
(dotted line). The dash-dotted graphs show the dependencies when the density of donorlike interface states is higher than density of acceptorlike interface
states.
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Vg. Using this technique, we suggest a modified model for
the drain resistance
R Vgð Þ ¼ RC þ L
W
1
q lh nh þ n0=2ð Þ þ le ne þ n0=2ð Þð Þ
:
(15)
The denominator is the conductivity r ¼ qðlhðnh þ n0=2Þ
þleðne þ n0=2ÞÞ. The electron and hole concentrations, ne
and nh, dependent on Fermi level are calculated according to
Eqs. (5) and (6). We use a residual charge carrier concentra-
tion, n0, occurring close to the Dirac point which consists
equally of holes and electrons. In Eq. (1) the residual charge
carrier concentration is commonly defined as n00 ¼ nth þ dn,
where nth is the thermally generated charge carrier concentra-
tion. dn is the charge carrier concentration due to potential
fluctuations (puddles) created by impurities in the oxide and
the substrate close to the graphene interface.16,25–27 We take
nth into account by the sum of neþ nh at the Dirac point in
Eq. (8). Therefore, in our definition of the residual charge car-
rier concentration is n0¼ dn, only.
As will be demonstrated below, the measured channel
resistance characteristic shows an asymmetry for the hole
and electron branch. This appearance is expected since holes
and electrons have different scattering cross sections in the
vicinity of charged impurities.28,29 An additional effect may
originate from a change in contact resistance due to the for-
mation of p-n junctions along the graphene channel.30–32
Furthermore, in a recent work the channel width is argued to
vary, when charge puddles alter the effective channel area.33
In the present analysis, we follow theoretical predictions29
and assume different mobilities for electrons, le, and holes,
lh. Transistors studied in this work exhibit underlap (access
length between source/drain and gate), which contribute to
the contact resistance, Rc. Hence, one can expect modulation
of contact resistance with gate voltage due to the fringing
field effect.34 According to our estimation, this modulation
can be neglected in our transistors because of much shorter
access length (0.l lm). It is worthwhile to observe that we do
not use the square root in the denominator of R in our model
[Eq. (15)]. The square root part in Eq. (1) seems to lack
physical background and barely fulfils the need to provide a
correct value for the mobility.
IV. RESULTS AND DISCUSSION
A. Results
The output, the transfer, and the C-V characteristics of
our devices show hysteresis as can be seen for the C-V char-
acteristic in Fig. 5(a). This is a common feature observed for
graphene field effect transistors.35,36 The hysteresis can be
associated with capture and emission of charge carriers into
and out of traps situated relatively deep in the oxide com-
pared to interface traps. While interface traps influence the
capacitance level [Fig. 3(d)], the charging of bulk oxide traps
affects the value of the gate voltage for a given position of
the Fermi-level [Eq. (14), Fig. 4(b)]. When the bulk oxide
traps are filled by negative charge in the period of the mea-
surement cycle the Dirac point, VDirac, is shifted to higher
voltage, when sweeping the gate voltage back from Vg¼ 3 to
3V. The shift and, consequently, the hysteresis is the same
in both, the transfer and the C-V characteristics. VDirac 0V
is an indication that the deep laying bulk oxide traps have
donor character and become neutral when filled with elec-
trons. Figures 5(a) and 5(b) demonstrates the fit of our model
to capacitance and resistance measurements. The interface
state density, Nint ¼ Nid ¼ Nia, is found by fitting the expres-
sion for the total capacitance [Eq. (9)] to the measured
capacitance–gate voltage characteristic using Eqs. (10)–(14).
The extracted interface state density is high, which is reason-
able since the capacitance variation of about 3% is much
smaller than expected from an intrinsic structure. The capac-
itance minimum point depends on the density of interface
states as shown in Fig. 3(d), but also on the rate of tunneling
emission between the states and the channel, en. Uncertain
parameters are the Fermi velocity in Eq. (11) and, en, in Eq.
(13). The rate, en, is set to 50MHz. In this way, all interface
states are assumed to contribute to the interface capacitance.
The mobilities, le and lh, the contact resistance, RC, and
residual charge carrier concentration, n0, are obtained by fit-
ting Eq. (15) to the measured resistance characteristic. The
fitting parameters are summarized in Table I. We found that
the best fit for RC was in the range 43–47 X and use the
average RC¼ 45 X when extracting the mobility values. For
RC¼ 43 X, the mobility values for fitting needed to be
decreased by10%. For RC ¼ 47 X, n0 needed to be
FIG. 5. Fit (solid bold line) of model in this work to measured (squares) (a)
capacitance–gate voltage and (b) drain resistance–gate voltage characteris-
tics. In (b) the fitting results of our model [Eq. (15), with equal hole and
electron mobilities (solid slim line)] are compared to the commonly used
model [Eq. (1), dashed line].
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decreased by (10%) while mobilities needs to be increased
by 20%, in order to obtain well fitting. Comparing the fit-
ting parameters in Table I for different values of the Fermi
velocity, a critical point becomes apparent. Small differences
in D vF¼ 0.2  106 m/s lead to extracted mobility values
that differ approximately Dl¼ 0.1 m2/V s for both electron
and hole mobilities. The Fermi velocity for graphene on
LiNbO3 substrate is not exactly known, but can be expected
to be smaller than in Si02 (1.1–1.3  106 m/s), due to the
high dielectric constant in LiNbO3.
18
Furthermore, we compare the extracted mobility values
obtained from the commonly used model according to
Eq. (1) and our approach Eq. (15). The result is shown in
Fig. 5(b) and the fitting parameters are summarized in
Tabel II. For this case, we consider equal mobility for elec-
trons and holes in our model since the commonly used
model does not distinguish between mobilities for different
charge carrier types. We found an equally good fit of the
hole branch for both approaches, but the extracted mobility
values differ considerably (Table II). While the former
method extracts a very low mobility value of 670 cm2/V s
we extract a mobility of 2400 cm2/V s. Also, the extracted
values for n00 and n0 disagree by a factor n
0
0=n0 10. That
could be expected, since we do not need to include the
thermally generated charge carriers in the expression for
n0. The thermally generated charge carriers are already
included in nhþ ne and should only contribute with maxi-
mal 0.5  1016 m2 [see Fig. 2(b)]. Another reason for the
high value for n00 needed in the commonly used approach
is that it leads to a widening of the resistance curve, which
cannot be obtained in another way if the interface charge
and the relation of Eq. (14) is not taken into account.
B. Discussion
Assumptions have been made for some of the parame-
ters, which influence the values of interface density, mobi-
lity, contact resistance, and residual charge carrier
concentration. First, reported Fermi velocities of graphene
differ depending on the substrates the graphene was trans-
ferred onto. Even for the most common substrate SiO2
exist different results for the Fermi velocity.10,18–21 Since
the density of states is proportional to the Fermi velocity as
/ v2F , a small change in Fermi velocity has a strong effect
on the charge carrier concentration in the graphene channel
[Fig. 2(b)]. The product of charge carrier concentration
and mobility determines the conductivity in the graphene
sheet as, r ¼ qlnG, and hence an uncertainty in nG affects
the extracted mobility value. A second assumption for
the applicability of the model is that the mobility needs to
be independent on charge carrier concentration. This
means that the dominating scattering mechanism is gov-
erned by Coulomb interaction with charged electron states
in the oxide.37 Furthermore we assume that the mobility
depends on charge carrier type. Especially at the Dirac
point, where the concentration of holes and electrons is
equal [Fig. 2(a)] the mobility for both types of charge car-
riers should be taken into account. The difference between
the mobilities of electrons and holes can explain the
observed asymmetry of the measured resistance curves.
Other possible sources for the asymmetry are discussed
above in Sec. III of the drain resistance.
We fitted our model using a constant energy distribution
of interface states. This approximation is reasonable, since
we move the Fermi level in our samples only about DEF 
6 0.07 eV for a variation of 63 V of the gate voltage, due to
the high concentration of interface states [Fig. 3(c)]. In addi-
tion the tunneling emission and capture rates of charge car-
riers, en, is high so that all interface states are assumed to
contribute to the interface capacitance.
It would be beneficial if the extracted values obtained by
the two different models described in this work could be
compared to a third independent method. A possibility is the
method of transfer length measurement (TML) to extract
contact resistance and Hall and van der Pauw measurements
to obtain mobility and carrier concentration in a graphene
sheet.5,7–9 It was shown that the contact resistance extracted
by TML and the fitting procedure of resistance characteris-
tics does not give the same result for the extracted contact
resistance, since the processing steps for the test structures
differ from the processing steps of the transistors.38
Especially, the fabrication of the top gate of the transistor is
likely to introduce defects and impurities. Additional impuri-
ties influence the mobility in the device negatively.39 Hence,
a direct comparison between contact resistance and mobility
extracted by TML and Hall measurements and from a top
gated transistor would not be fully correct.
TABLE I. Fitting parameters of Eqs. (9) and (15) to the measured capacitance and resistance characteristic in Figs. 5(a) and 5(b), respectively.
vF (m/s) Nint  1018 (m2) n0  1016 (m2) lh (cm2/V s) le (cm2/V s)
0.6 0.29 0.6 2050 950
0.8 0.28 0.4 3100 1600
1.1 0.25 0.28 4900 2600
TABLE II. Fitting parameters of Eqs. (1) and (15) to the measured resistance characteristics in Figs. 5(b). In Eq. (15) equal hole and electron mobility was used.
Nint  1018 (m2) n00=n0  1016 (m2) l (cm2/V s)
Eq. (1) — 2.4 650
Eq. (15) 0.29 0.2 2400
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V. CONCLUSIONS
We developed a model which describes the influence of
interface states on characteristics of gate capacitance and
drain resistance versus gate voltage of G-FETs. We showed
that incorrect estimation of the charge carrier concentration,
nG, in G-FETs entails a misinterpretation of the extracted
parameters, such as the mobility and residual charge carrier
concentration. The correct estimation of, nG, depends
strongly on the correct data for the Fermi velocity in the sub-
strate and the interface state density, Nint. We included the
effect of interface states in our model, compared the results
with the commonly accepted model10 and found that the
extracted values for mobility and residual charge carrier con-
centration differ largely between the models.
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